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Motivation
IHomogeneous multicores tend to have small private caches
IWe envision heterogeneous multicores with a shared cache
I can benefit from data stored in neighboring cores
I cheap memory consistency within a group of processing elements
I data traffic on the global interconnect is reduced
IWe argue for a software managed cache!
Contributions
I Software managed multi-banked first level data cache
IApplication aware software controlled replacement strategies
Implementation
IUse a hardware efficient and energy efficient 4-way set associative cache
ICache hit check is done in the following way
I tags are checked in sequence, one tag per cycle
I a hashing function is used to predict what tag to check first
Iwe end when we find a hit or there are no more tags
I this leads to increased associativity at a low power consumption
I however, unless the first tag checked is a hit, the cache hit time is
increased
IUse hardware and software to implement replacement policy
I on cache misses, CPUs can execute a cache replacement algorithm
I balancing cache by relocating cache lines
I replacement policy may change dynamically
I try to avoid the software replacement algorithm when the expected
memory latency is low
I use a simple algorithm implemented in hardware in cases where the
software replacement algorithm is too slow
I Specific memory regions can be labeled
I often used variables may have a higher priority
I specific memory regions may have preferred locations in the cache
I specific memory regions may be locked in cache
IAdditional costs: duplication of cache tags
Replacement Policy
Figure: replacement policy flow graph
Depending on where memory is fetched up to hundreds of clock cycles are
used. Embedded processors typically stall on a cache miss.
Instead of waiting for the cache miss to be resolved processors can execute
an advanced cache replacement algorithm.
Conclusions
IWe propose a software managed multi-banked first level data cache for
parallel systems
I highly configurable
Imore area and power efficient than a pure hardware
implementation of highly associative cache
IWe propose an application aware software controlled replacement strategy
I use both hardware and software to implement replacement policy
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